8. Instruction Set Reference



NII51017-11.0.0

This section introduces the Nios[®] II instruction word format and provides a detailed reference of the Nios II instruction set. This chapter contains the following sections:

- "Word Formats" on page 8–1
- "Instruction Opcodes" on page 8–3
- "Assembler Pseudo-Instructions" on page 8–4
- "Assembler Macros" on page 8–5
- "Instruction Set Reference" on page 8–5

Word Formats

There are three types of Nios II instruction word format: I-type, R-type, and J-type.

I-Type

The defining characteristic of the I-type instruction word format is that it contains an immediate value embedded within the instruction word. I-type instructions words contain:

- A 6-bit opcode field OP
- Two 5-bit register fields A and B
- A 16-bit immediate data field IMM16

In most cases, fields A and IMM16 specify the source operands, and field B specifies the destination register. IMM16 is considered signed except for logical operations and unsigned comparisons.

I-type instructions include arithmetic and logical operations such as addi and andi; branch operations; load and store operations; and cache management operations.

Table 8–1 shows the I-type instruction format.

Table 8–1. I-Type Instruction Format

3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			A					В										IMN	116										0	Ρ		

R-Type

The defining characteristic of the R-type instruction word format is that all arguments and results are specified as registers. R-type instructions contain:

- A 6-bit opcode field OP
- Three 5-bit register fields A, B, and C

© 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat. & Tm. Off. and/or trademarks of Altera Corporation in the U.S. and other countries. All other trademarks and service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



An 11-bit opcode-extension field OPX

In most cases, fields A and B specify the source operands, and field C specifies the destination register.

Some R-Type instructions embed a small immediate value in the five low-order bits of OPX. Unused bits in OPX are always 0.

R-type instructions include arithmetic and logical operations such as add and nor; comparison operations such as cmpeq and cmplt; the custom instruction; and other operations that need only register operands.

Table 8–2 shows the R-type instruction format.

Table 8–2. R-Type Instruction Format

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	A						В					С								OPX								0	Ρ		

J-Type

J-type instructions contain:

- A 6-bit opcode field
- A 26-bit immediate data field

J-type instructions, such as call and jmpi, transfer execution anywhere within a 256-MB range.

Table 8–3 shows the J-type instruction format.

Table 8–3. J-Type Instruction Format

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	IMM26															0	Ρ														

Instruction Opcodes

The OP field in the Nios II instruction word specifies the major class of an opcode as listed in Table 8–1 and Table 8–2. Most values of OP are encodings for I-type instructions. One encoding, OP = 0x00, is the J-type instruction call. Another encoding, OP = 0x3a, is used for all R-type instructions, in which case, the OPX field differentiates the instructions. All undefined encodings of OP and OPX are reserved.

Table 8–1. OP Encodings

OP	Instruction	OP	Instruction	OP	Instruction	OP	Instructio
0x00	call	0x10	cmplti	0x20	cmpeqi	0x30	cmpltui
0x01	jmpi	0x11		0x21		0x31	
0x02		0x12		0x22		0x32	custom
0x03	ldbu	0x13	initda	0x23	ldbuio	0x33	initd
0x04	addi	0x14	ori	0x24	muli	0x34	orhi
0x05	stb	0x15	stw	0x25	stbio	0x35	stwio
0x06	br	0x16	blt	0x26	beq	0x36	bltu
0x07	ldb	0x17	ldw	0x27	ldbio	0x37	ldwio
0x08	cmpgei	0x18	cmpnei	0x28	cmpgeui	0x38	rdprs
0x09		0x19		0x29		0x39	
0x0A		0x1A		0x2A		0x3A	R-type
0x0B	ldhu	0x1B	flushda	0x2B	ldhuio	0x3B	flushd
0x0C	andi	0x1C	xori	0x2C	andhi	0x3C	xorhi
0x0D	sth	0x1D		0x2D	sthio	0x3D	
0x0E	bge	0x1E	bne	0x2E	bgeu	0x3E	
0x0F	ldh	0x1F		0x2F	ldhio	0x3F	

Table 8–2. OPX Encodings for R-Type Instructions (Part 1 of 2)

OPX	Instruction	OPX	Instruction	OPX	Ins
x00		0x10	cmplt	0x20	cmpeq
0x01	eret	0x11		0x21	
0x02	roli	0x12	slli	0x22	
0x03	rol	0x13	sll	0x23	
0x04	flushp	0x14	wrprs	0x24	divu
)x05	ret	0x15		0x25	div
0x06	nor	0x16	or	0x26	rdctl
0x07	mulxuu	0x17	mulxsu	0x27	mul
0x08	cmpge	0x18	cmpne	0x28	cmpgeu
)x09	bret	0x19		0x29	initi
A0x0		0x1A	srli	0x2A	
0x0B	ror	0x1B	srl	0x2B	
)x0C	flushi	0x1C	nextpc	0x2C	
0x0D	jmp	0x1D	callr	0x2D	trap

OPX	Instruction	OPX	Instruction	OPX	Instruction	OPX	Instructio
0x0E	and	Ox1E	xor	0x2E	wrctl	0x3E	
0x0F		0x1F	mulxss	0x2F		0x3F	

Table 8–2. OPX Encodings for R-Type Instructions (Part 2 of 2)

Assembler Pseudo-Instructions

Table 8–3 lists pseudo-instructions available in Nios II assembly language. Pseudo-instructions are used in assembly source code like regular assembly instructions. Each pseudo-instruction is implemented at the machine level using an equivalent instruction. The movia pseudo-instruction is the only exception, being implemented with two instructions. Most pseudo-instructions do not appear in disassembly views of machine code.

Pseudo-Instruction	Equivalent Instruction
bgt rA, rB, label	blt rB, rA, label
bgtu rA, rB, label	bltu rB, rA, label
ble rA, rB, label	bge rB, rA, label
bleu rA, rB, label	bgeu rB, rA, label
cmpgt rC, rA, rB	cmplt rC, rB, rA
cmpgti rB, rA, IMMED	cmpgei rB, rA, (IMMED+1)
cmpgtu rC, rA, rB	cmpltu rC, rB, rA
cmpgtui rB, rA, IMMED	cmpgeui rB, rA, (IMMED+1)
cmple rC, rA, rB	cmpge rC, rB, rA
cmplei rB, rA, IMMED	cmplti rB, rA, (IMMED+1)
cmpleu rC, rA, rB	cmpgeu rC, rB, rA
cmpleui rB, rA, IMMED	cmpltui rB, rA, (IMMED+1)
mov rC, rA	add rC, rA, rO
movhi rB, IMMED	orhi rB, r0, IMMED
movi rB, IMMED	addi, rB, r0, IMMED
	orhi rB, r0, %hiadj(label)
movia rB, label	addi, rB, r0, %lo(label)
movui rB, IMMED	ori rB, r0, IMMED
nop	add r0, r0, r0
subi rB, rA, IMMED	addi rB, rA, (-IMMED)

Table 8–3. Assembler Pseudo-Instructions

Assembler Macros

The Nios II assembler provides macros to extract halfwords from labels and from 32-bit immediate values. Table 8–4 lists the available macros. These macros return 16-bit signed values or 16-bit unsigned values depending on where they are used. When used with an instruction that requires a 16-bit signed immediate value, these macros return a value ranging from –32768 to 32767. When used with an instruction that requires a 16-bit unsigned immediate value, these macros return a value ranging from 0 to 65535.

Table 8–4. Assembler Macros

Macro	Description	Operation
<pre>%lo(immed32)</pre>	Extract bits [150] of immed32	immed32 & 0xFFFF
%hi(immed32)	Extract bits [3116] of immed32	(immed32 >> 16) & 0xFFFF
<pre>%hiadj(immed32)</pre>	Extract bits [3116] and adds bit 15 of immed32	((immed32 >> 16) & 0xFFFF) +
SIIIad J (IIIIIIed 52)		((immed32 >> 15) & 0x1)
<pre>%gprel(immed32)</pre>	Replace the immed32 address with an offset from the global pointer (1)	immed32 –_gp

Note to Table 8-4:

(1) Refer to the Application Binary Interface chapter of the Nios II Processor Reference Handbook for more information about global pointers.

Instruction Set Reference

The following pages list all Nios II instruction mnemonics in alphabetical order. Table 8–5 lists the notation conventions used to describe instruction operation.

Table 8–5. Notation Conventions (Part 1 of 2) (Note 1)

Notation	Meaning
$X \leftarrow Y$	X is written with Y
$PC \leftarrow X$	The program counter (PC) is written with address X; the instruction at X is the next instruction to execute
PC	The address of the assembly instruction in question
rA, rB, rC	One of the 32-bit general-purpose registers
prs.rA	General-purpose register rA in the previous register set
IMM <i>n</i>	An <i>n</i> -bit immediate value, embedded in the instruction word
IMMED	An immediate value
X _n	The n^{th} bit of X, where $n = 0$ is the LSB
X _{<i>nm</i>}	Consecutive bits <i>n</i> through <i>m</i> of X
0×NNMM	Hexadecimal notation
X : Y	Bitwise concatenation For example, (0x12 : 0x34) = 0x1234
σ(X)	The value of X after being sign-extended to a full register-sized signed integer
X >> n	The value X after being right-shifted <i>n</i> bit positions
X << n	The value X after being left-shifted <i>n</i> bit positions
X & Y	Bitwise logical AND

Meaning	
Bitwise logical OR	
Bitwise logical XOR	
Bitwise logical NOT (one's complement)	
The byte located in data memory at byte address X	
The halfword located in data memory at byte address X	
The word located in data memory at byte address X	
An address label specified in the assembly file	
The value of rX treated as a signed number	
The value of rX treated as an unsigned number	
	Bitwise logical OR Bitwise logical XOR Bitwise logical NOT (one's complement) The byte located in data memory at byte address X The halfword located in data memory at byte address X The word located in data memory at byte address X An address label specified in the assembly file The value of rX treated as a signed number

 Table 8–5. Notation Conventions (Part 2 of 2) (Note 1)

Note to Table 8-5:

(1) All register operations apply to the current register set, except as noted.

The following exceptions are not listed for each instruction because they can occur on any instruction fetch:

- Supervisor-only instruction address
- Fast TLB miss (instruction)
- Double TLB miss (instruction)
- TLB permission violation (execute)
- MPU region violation (instruction)

For information about these and all Nios II exceptions, refer to the *Programming Model* **chapter of the** *Nios II Processor Reference Handbook*.

add

Operation:	$rC \leftarrow rA + rB$	
Assembler Syntax:	add rC, rA, rB	
Example:	add r6, r7, r8	
Description:	Calculates the sum of rA and rB. Sto addition.	res the result in rC. Used for both signed and unsigned
Usage:	Carry Detection (unsigned operands):
	unsigned sum is less than one of the	out of the MSB can be detected by checking whether the e unsigned operands. The carry bit can be written to a be taken based on the carry condition. The following code
	add rC, rA, rB	# The original add operation
	cmpltu rD, rC, rA	# rD is written with the carry bit
	add rC, rA, rB	# The original add operation
	bltu rC, rA, label	# Branch if carry generated
	Overflow Detection (signed operand	s):
		ositives are added and the sum is negative, or when two positive. The overflow condition can control a conditional ode:
	add rC, rA, rB	# The original add operation
	xor rD, rC, rA	# Compare signs of sum and rA
	xor rE, rC, rB	# Compare signs of sum and rB
	and rD, rD, rE	# Combine comparisons
	blt rD, r0,label	<pre># Branch if overflow occurred</pre>
Exceptions:	None	
Instruction Type:	R	
Instruction Fields:	A = Register index of operand rA	
	B = Register index of operand rB	
	${\rm C}$ = Register index of operand rC	

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
A B								С					0x	31					0					0x	3a						

add

add immediate

auui		
Operation:	$rB \leftarrow rA + \sigma (IMM16)$	
Assembler Syntax:	addi rB, rA, IMM16	
Example:	addi r6, r7, -100	
Description:		iate value and adds it to the value of rA. Stores the sum in rB.
Usage:	Carry Detection (unsigned oper	ands):
	unsigned sum is less than one	carry out of the MSB can be detected by checking whether the of the unsigned operands. The carry bit can be written to a a can be taken based on the carry condition. The following code
	addi rB, rA, IMM16	# The original add operation
	cmpltu rD, rB, rA	# rD is written with the carry bit
	addi rB, rA, IMM16	# The original add operation
	bltu rB, rA, label	# Branch if carry generated
	Overflow Detection (signed ope	erands):
		wo positives are added and the sum is negative, or when two m is positive. The overflow condition can control a conditional ng code:
	addi rB, rA, IMM16	# The original add operation
	xor rC, rB, rA	# Compare signs of sum and rA
	xorhi rD, rB, IMM16	# Compare signs of sum and IMM16
	and rC, rC, rD	# Combine comparisons
	blt rC, r0,label	<pre># Branch if overflow occurred</pre>
Exceptions:	None	
Instruction Type:	I	
Instruction Fields:	A = Register index of operand r.	A
	B = Register index of operand r	В
	IMM16 = 16-bit signed immedia	te value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В										IM	416										0x	04		

addi

and

bitwise logical and

Operation: Assembler Syntax: Example: Description:	$rC \leftarrow rA \& rB$ and rC, rA, rB and r6, r7, r8 Calculates the bitwise logical AND of rA and rB and stores the result in rC.
Exceptions:	None
Instruction Type: Instruction Fields:	R A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В					С					0x	0e					0					0x	:3a		

andhi	bitwise logical and immediate into high halfw
Operation:	rB ← rA & (IMM16 : 0x0000)
Assembler Syntax:	andhi rB, rA, IMM16
Example:	andhi r6, r7, 100
Description:	Calculates the bitwise logical AND of rA and (IMM16 : 0x0000) and stores the result in rB.
Exceptions:	None
Instruction Type	

bitwise logical and immediate into high halfword

Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit unsigned immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В										IMI	416										0x	2c		

andi

bitwise logical and immediate

Operation: Assembler Syntax: Example: Description:	$rB \leftarrow rA \& (0x0000 : IMM16)$ andi rB, rA, IMM16 andi r6, r7, 100 Calculates the bitwise logical AND of rA and (0x0000 : IMM16) and stores the result in rB.
Exceptions:	None
Instruction Type: Instruction Fields:	I A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit unsigned immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В										IM	416										0x	0c		

branch if equal

if (rA == rB) then PC \leftarrow PC + 4 + σ (IMM16)
else PC \leftarrow PC + 4
beq rA, rB, label
beq r6, r7, label
If rA == rB, then beg transfers program control to the instruction at label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following beg. The two least-significant bits of IMM16 are always zero, because instruction addresses must be word-aligned.
Misaligned destination address
A = Register index of operand rA
B = Register index of operand rB
IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В										IMN	416										0x	26		

beq

bge

branch if greater than or equal signed

Operation:	if ((signed) rA >= (signed) rB) then PC \leftarrow PC + 4 + σ (IMM16) else PC \leftarrow PC + 4
As a subley O sole	
Assembler Syntax:	bge rA, rB, label
Example:	bge r6, r7, top_of_loop
Description:	If (signed) rA >= (signed) rB, then bge transfers program control to the instruction at label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following bge. The two least-significant bits of IMM16 are always zero, because instruction addresses must be word-aligned.
Exceptions:	Misaligned destination address
Instruction Type:	
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В										IMN	416										0x	0e		

branch if greater than or equal unsigned

bgeu

•	
Operation:	if ((unsigned) rA \geq (unsigned) rB)
	then PC \leftarrow PC + 4 + σ (IMM16)
	else PC \leftarrow PC + 4
Assembler Syntax:	bgeu rA, rB, label
Example:	bgeu r6, r7, top_of_loop
Description:	If (unsigned) rA >= (unsigned) rB, then $bgeu$ transfers program control to the instruction at label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following $bgeu$. The two least-significant bits of IMM16 are always zero, because instruction addresses must be word-aligned.
Exceptions:	Misaligned destination address
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value

3	1 3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			A					В										IMN	416										0x	2e		

branch if greater than signed

Operation:	if ((signed) rA > (signed) rB)
	then PC ← label
	else PC \leftarrow PC + 4
Assembler Syntax:	bgt rA, rB, label
Example:	bgt r6, r7, top_of_loop
Description:	If (signed) rA > (signed) rB, then bgt transfers program control to the instruction at label.
Pseudo-instruction:	${\tt bgt}$ is implemented with the ${\tt blt}$ instruction by swapping the register operands.

branch if greater than unsigned

Operation:	if ((unsigned) rA > (unsigned) rB)
	then $PC \leftarrow label$
	else PC \leftarrow PC + 4
Assembler Syntax:	bgtu rA, rB, label
Example:	bgtu r6, r7, top_of_loop
Description:	If (unsigned) rA > (unsigned) rB, then <code>bgtu</code> transfers program control to the instruction at label.
Pseudo-instruction:	${\tt bgtu}$ is implemented with the ${\tt bltu}$ instruction by swapping the register operands.

bgtu

ble

branch if less than or equal signed

Operation:	if ((signed) rA <= (signed) rB)
	then $PC \leftarrow label$
	else PC \leftarrow PC + 4
Assembler Syntax:	ble rA, rB, label
Example:	ble r6, r7, top_of_loop
Description:	If (signed) rA <= (signed) rB, then ble transfers program control to the instruction at label.
Pseudo-instruction:	ble is implemented with the ${\tt bge}$ instruction by swapping the register operands.

bleu

branch if less than or equal to unsigned

Operation:	if ((unsigned) rA <= (unsigned) rB)
	then $PC \leftarrow label$
	else PC \leftarrow PC + 4
Assembler Syntax:	bleu rA, rB, label
Example:	bleu r6, r7, top_of_loop
Description:	If (unsigned) rA <= (unsigned) rB, then $bleu$ transfers program counter to the instruction at label.
Pseudo-instruction:	${\tt bleu}$ is implemented with the ${\tt bgeu}$ instruction by swapping the register operands.

blt

branch if less than signed

Operation:	if ((signed) rA < (signed) rB)
	then PC \leftarrow PC + 4 + σ (IMM16)
	else PC \leftarrow PC + 4
Assembler Syntax:	blt rA, rB, label
Example:	blt r6, r7, top_of_loop
Description:	If (signed) rA < (signed) rB, then blt transfers program control to the instruction at label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following blt. The two least-significant bits of IMM16 are always zero, because instruction addresses must be word-aligned.
Exceptions:	Misaligned destination address
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В										IMN	416										0x	16		

branch if less than unsigned

Operation:	if ((unsigned) rA < (unsigned) rB)
	then PC \leftarrow PC + 4 + σ (IMM16)
	else PC \leftarrow PC + 4
Assembler Syntax:	bltu rA, rB, label
Example:	bltu r6, r7, top_of_loop
Description:	If (unsigned) rA < (unsigned) rB, then bltu transfers program control to the instruction at label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following bltu. The two least-significant bits of IMM16 are always zero, because instruction addresses must be word-aligned.
Exceptions:	Misaligned destination address
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В										IMN	416										0x	36		

bltu

bne

branch if not equal Operation: if (rA != rB) then PC \leftarrow PC + 4 + σ (IMM16) else PC \leftarrow PC + 4 Assembler Syntax: bne rA, rB, label Example: bne r6, r7, top_of_loop Description: If rA != rB, then bne transfers program control to the instruction at label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following bne. The two least-significant bits of IMM16 are always zero, because instruction addresses must be word-aligned. Exceptions: Misaligned destination address Т Instruction Type: Instruction Fields: A = Register index of operand rA B = Register index of operand rBIMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В										IMN	116										0x	1e		

unconditional branch

0x06

Operation: Assembler Syntax:	$PC \leftarrow PC + 4 + \sigma (IMM16)$ br label
Example:	br top_of_loop
Description:	Transfers program control to the instruction at label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following br. The two least-significant bits of IMM16 are always zero, because instruction addresses must be word-aligned.
Exceptions:	Misaligned destination address
Instruction Type: Instruction Fields:	I IMM16 = 16-bit signed immediate value
31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

IMM16

br

0

0

break

debugging breakpoint

Onemation	
Operation:	bstatus ← status
	$PIE \leftarrow 0$
	$U \leftarrow 0$
	$ba \leftarrow PC + 4$
	$PC \leftarrow break handler address$
Assembler Syntax:	break
	break imm5
Example:	break
Description:	Breaks program execution and transfers control to the debugger break-processing routine. Saves the address of the next instruction in register ba and saves the contents of the status register in bstatus. Disables interrupts, then transfers execution to the break handler.
	The 5-bit immediate field $imm5$ is ignored by the processor, but it can be used by the debugger.
	break with no argument is the same as break 0.
Usage:	break is used by debuggers exclusively. Only debuggers should place break in a user program, operating system, or exception handler. The address of the break handler is specified with the Nios_II Processor parameter editor in Qsys and SOPC Builder.
	Some debuggers support ${\tt break}$ and ${\tt break}$ 0 instructions in source code. These debuggers treat the ${\tt break}$ instruction as a normal breakpoint.
Exceptions:	Break
Instruction Type:	В
Instruction Fields:	IMM5 = Type of breakpoint

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		0					0				()x1e	<u>j</u>				0x	34]	EMM5	5				0x	:3a		

breakpoint return

0x3a

Usage: Exceptions: Instruction Type: Instruction Fields:	bret is used by debuggers exclusively and should not appear in user programs, operating systems, or exception handlers. Misaligned destination address Supervisor-only instruction R None
Assembler Syntax: Example: Description:	bret bret Copies the value of bstatus to the status register, then transfers execution to the address in ba.
Operation:	status \leftarrow bstatus PC \leftarrow ba

0x09

0

bret

0x1e

0

0

call

call subroutine

Operation:	$ra \leftarrow PC + 4$
	$PC \leftarrow (PC_{3128} : IMM26 \times 4)$
Assembler Syntax:	call label
Example:	call write_char
Description:	Saves the address of the next instruction in register ra, and transfers execution to the instruction at address (PC ₃₁₂₈ : IMM26 \times 4).
Usage:	call can transfer execution anywhere within the 256-MB range determined by $PC_{31.28}$. The Nios II GNU linker does not automatically handle cases in which the address is out of this range.
Exceptions:	None
Instruction Type:	J
Instruction Fields:	IMM26 = 26-bit unsigned immediate value
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	IMM26 0

call subroutine in register

Operation:	$ra \leftarrow PC + 4$
	$PC \leftarrow rA$
Assembler Syntax:	callr rA
Example:	callr r6
Description:	Saves the address of the next instruction in the return address register, and transfers execution to the address contained in register rA.
Usage:	callr is used to dereference C-language function pointers.
Exceptions:	Misaligned destination address
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	A 0							()x1f	E				0x	1d					0					0x	3a					

callr

8-26

cmpeq

compare equal

Operation:	if (rA == rB)
	then rC \leftarrow 1
	else rC \leftarrow 0
Assembler Syntax:	cmpeq rC, rA, rB
Example:	cmpeq r6, r7, r8
Description:	If $rA == rB$, then stores 1 to rC; otherwise, stores 0 to rC.
Usage:	cmpeq performs the == operation of the C programming language. Also, $cmpeq$ can be used to implement the C logical negation operator "!".
	cmpeq rC, rA, r0 # Implements rC = !rA
Eventions	Nere
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	A B								С					0x	20					0					0x	3a					

compare equal immediate

Operation:	if (rA σ (IMM16)) then rB $\leftarrow 1$
	else rB $\leftarrow 0$
Assembler Syntax:	cmpeqi rB, rA, IMM16
Example:	cmpeqi r6, r7, 100
Description:	Sign-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the value of rA. If rA == σ (IMM16), cmpeqi stores 1 to rB; otherwise stores 0 to rB.
Usage:	cmpeqi performs the == operation of the C programming language.
Exceptions:	None
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value

31	30	29	2	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
A B																IM	416								0x20							

cmpeqi

cmpge

compare greater than or equal signed

Operation:	if ((signed) rA >= (signed) rB) then rC $\leftarrow 1$ else rC $\leftarrow 0$
Assembler Syntax:	cmpge rC, rA, rB
Example:	cmpge r6, r7, r8
Description:	If rA >= rB, then stores 1 to rC; otherwise stores 0 to rC.
Usage:	$_{\tt cmpge}$ performs the signed >= operation of the C programming language.
Exceptions:	None
Instruction Type: Instruction Fields:	I A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В					С					0x	08					0					0x	3a		

cmpgei

compare greater than or equal signed immediate

Operation:	if ((signed) rA >= (signed) σ (IMM16)) then rB $\leftarrow 1$ else rB $\leftarrow 0$
Assembler Syntax: Example: Description:	cmpgei rB, rA, IMM16 cmpgei r6, r7, 100 Sign-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the value of rA. If rA >= $\sigma(IMM16)$, then cmpgei stores 1 to rB; otherwise stores 0 to rB.
Usage:	mpgei performs the signed >= operation of the C programming language.
Exceptions:	None
Instruction Type: Instruction Fields:	R A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A				В									IMN	416								0x08							

cmpgeu

compare greater than or equal unsigned

Operation:	if ((unsigned) rA >= (unsigned) rB) then rC $\leftarrow 1$
Assembler Syntax:	else rC $\leftarrow 0$ cmpgeu rC, rA, rB
Example:	cmpgeu r6, r7, r8
Description:	If $rA \ge rB$, then stores 1 to rC; otherwise stores 0 to rC.
Usage:	${\tt cmpgeu}$ performs the unsigned >= operation of the C programming language.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В					С					0x	28					0					0x	3a		

cmpgeui

compare greater than or equal unsigned immediate

Operation:	if ((unsigned) rA >= (unsigned) (0x0000 : IMM16))
	then rB \leftarrow 1
	else rB \leftarrow 0
Assembler Syntax:	cmpgeui rB, rA, IMM16
Example:	cmpgeui r6, r7, 100
Description:	Zero-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the value of rA. If $rA >= (0x0000 : IMM16)$, then cmpgeui stores 1 to rB; otherwise stores 0 to rB.
Usage:	mpgeui performs the unsigned >= operation of the C programming language.
Exceptions:	None
Instruction Type:	1
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit unsigned immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В										IM	416										0x	28		

cmpgt

compare greater than signed

Operation:	if ((signed) rA > (signed) rB) then rC $\leftarrow 1$ else rC $\leftarrow 0$
Assembler Syntax:	cmpgt rC, rA, rB
Example:	cmpgt r6, r7, r8
Description:	If rA > rB, then stores 1 to rC; otherwise stores 0 to rC.
Usage:	cmpgt performs the signed > operation of the C programming language.
Pseudo-instruction:	cmpgt is implemented with the cmplt instruction by swapping its rA and rB operands.

cmpgti

compare greater than signed immediate

Operation:	if ((signed) rA > (signed) IMMED) then rB $\leftarrow 1$
	else rB $\leftarrow 0$
Assembler Syntax:	cmpgti rB, rA, IMMED
Example:	cmpgti r6, r7, 100
Description:	Sign-extends the immediate value IMMED to 32 bits and compares it to the value of rA. If rA > $\sigma(\text{IMMED})$, then <code>cmpgti</code> stores 1 to rB; otherwise stores 0 to rB.
Usage:	$\tt cmpgti$ performs the signed > operation of the C programming language. The maximum allowed value of IMMED is 32766. The minimum allowed value is -32769.
Pseudo-instruction:	${\tt cmpgti}$ is implemented using a ${\tt cmpgei}$ instruction with an IMM16 immediate value of IMMED + 1.

cmpgtu

compare greater than unsigned

Operation:	if ((unsigned) rA > (unsigned) rB)
	then rC \leftarrow 1
	else rC \leftarrow 0
Assembler Syntax:	cmpgtu rC, rA, rB
Example:	cmpgtu r6, r7, r8
Description:	If $rA > rB$, then stores 1 to rC; otherwise stores 0 to rC.
Usage:	${\tt cmpgtu}$ performs the unsigned > operation of the C programming language.
Pseudo-instruction:	${\tt cmpgtu}$ is implemented with the ${\tt cmpltu}$ instruction by swapping its rA and rB operands.

cmpgtui

compare greater than unsigned immediate

Operation:	if ((unsigned) rA > (unsigned) IMMED) then rB \leftarrow 1
	else rB $\leftarrow 0$
Assembler Syntax:	cmpgtui rB, rA, IMMED
Example:	cmpgtui r6, r7, 100
Description:	Zero-extends the immediate value IMMED to 32 bits and compares it to the value of rA. If rA $>$ IMMED, then cmpgtui stores 1 to rB; otherwise stores 0 to rB.
Usage:	$\tt cmpgtui$ performs the unsigned > operation of the C programming language. The maximum allowed value of IMMED is 65534. The minimum allowed value is 0.
Pseudo-instruction:	cmpgtui is implemented using a cmpgeui instruction with an IMM16 immediate value of IMMED + 1.

cmple

compare less than or equal signed

Operation:	if ((signed) rA <= (signed) rB) then rC $\leftarrow 1$ else rC $\leftarrow 0$
Accomptor Syntax:	
Assembler Syntax:	cmple rC, rA, rB
Example:	cmple r6, r7, r8
Description:	If rA <= rB, then stores 1 to rC; otherwise stores 0 to rC.
Usage:	${\tt cmple}$ performs the signed <= operation of the C programming language.
Pseudo-instruction:	$\tt cmple$ is implemented with the $\tt cmpge$ instruction by swapping its rA and rB operands.

8–38

cmplei

compare less than or equal signed immediate

Operation:	if ((signed) rA < (signed) IMMED)
	then rB \leftarrow 1
	else rB $\leftarrow 0$
Assembler Syntax:	cmplei rB, rA, IMMED
Example:	cmplei r6, r7, 100
Description:	Sign-extends the immediate value IMMED to 32 bits and compares it to the value of rA. If rA <= σ (IMMED), then <code>cmplei</code> stores 1 to rB; otherwise stores 0 to rB.
Usage:	cmplei performs the signed <= operation of the C programming language. The maximum allowed value of IMMED is 32766. The minimum allowed value is -32769.
Pseudo-instruction:	$\tt cmplei$ is implemented using a $\tt cmplti$ instruction with an IMM16 immediate value of IMMED + 1.

cmpleu

compare less than or equal unsigned

Operation:	if ((unsigned) rA < (unsigned) rB)
	then rC \leftarrow 1
	else rC \leftarrow 0
Assembler Syntax:	cmpleu rC, rA, rB
Example:	cmpleu r6, r7, r8
Description:	If rA <= rB, then stores 1 to rC; otherwise stores 0 to rC.
Usage:	$\tt cmpleu$ performs the unsigned <= operation of the C programming language.
Pseudo-instruction:	${\tt cmpleu}$ is implemented with the ${\tt cmpgeu}$ instruction by swapping its rA and rB operands.

8–40

cmpleui

compare less than or equal unsigned immediate

Operation:	if ((unsigned) rA <= (unsigned) IMMED) then rB $\leftarrow 1$
	else rB $\leftarrow 0$
Assembler Syntax:	cmpleui rB, rA, IMMED
Example:	cmpleui r6, r7, 100
Description:	Zero-extends the immediate value IMMED to 32 bits and compares it to the value of rA. If rA <= IMMED, then $cmpleui$ stores 1 to rB; otherwise stores 0 to rB.
Usage:	${\tt cmpleui}$ performs the unsigned <= operation of the C programming language. The maximum allowed value of IMMED is 65534. The minimum allowed value is 0.
Pseudo-instruction:	$\tt cmpleui$ is implemented using a $\tt cmpltui$ instruction with an IMM16 immediate value of IMMED + 1.

cmplt

compare less than signed

Operation:	if ((signed) rA < (signed) rB) then rC $\leftarrow 1$ else rC $\leftarrow 0$
Assembler Syntax:	cmplt rC, rA, rB
Example:	cmplt r6, r7, r8
Description:	If $rA < rB$, then stores 1 to rC; otherwise stores 0 to rC.
Usage:	$\tt cmplt$ performs the signed < operation of the C programming language.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	c = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	A B								С					0x	10					0					0x	3a					

compare less than signed immediate

cmplti

Operation:	if ((signed) rA < (signed) σ (IMM16)) then rB $\leftarrow 1$ else rB $\leftarrow 0$
Assembler Syntax: Example: Description:	cmplti rB, rA, IMM16 cmplti r6, r7, 100 Sign-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the value of rA. If rA < σ (IMM16), then cmplti stores 1 to rB; otherwise stores 0 to rB.
Usage:	${\tt cmplti}$ performs the signed < operation of the C programming language.
Exceptions:	None
Instruction Type: Instruction Fields:	I A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	A B																IMN	416								0x10					

cmpltu

compare less than unsigned

Operation:	if ((unsigned) rA < (unsigned) rB) then rC $\leftarrow 1$
	else rC $\leftarrow 0$
Assembler Syntax:	cmpltu rC, rA, rB
Example:	cmpltu r6, r7, r8
Description:	If $rA < rB$, then stores 1 to rC; otherwise stores 0 to rC.
Usage:	${\tt cmpltu}$ performs the unsigned < operation of the C programming language.
Exceptions:	None
Lastra that Take	
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	c = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	A B							С					0x	30					0					0x	3a						

compare less than unsigned immediate

cmpltui

Operation:	if ((unsigned) rA < (unsigned) (0x0000 : IMM16)) then rB $\leftarrow 1$ else rB $\leftarrow 0$
Assembler Syntax: Example: Description:	<pre>cmpltui rB, rA, IMM16 cmpltui r6, r7, 100 Zero-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the value of rA. If rA < (0x0000 : IMM16), then cmpltui stores 1 to rB; otherwise stores 0 to rB.</pre>
Usage:	cmpltui performs the unsigned < operation of the C programming language.
Exceptions:	None
Instruction Type: Instruction Fields:	I A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit unsigned immediate value

3	30	2	9	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
A B															IMN	416								0x30								

cmpne

compare not equal

Operation:	if (rA != rB) then rC $\leftarrow 1$ else rC $\leftarrow 0$
Assembler Syntax:	cmpne rC, rA, rB
Example:	cmpne r6, r7, r8
Description:	If rA != rB, then stores 1 to rC; otherwise stores 0 to rC.
Usage:	$\tt cmpne$ performs the != operation of the C programming language.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	c = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	A B								С					0x	18					0					0x	3a					

compare not equal immediate

Operation:	if (rA != σ (IMM16))
	then rB \leftarrow 1
	else rB $\leftarrow 0$
Assembler Syntax:	cmpnei rB, rA, IMM16
Example:	cmpnei r6, r7, 100
Description:	Sign-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the value of rA. If rA $!= \sigma$ (IMM16), then cmpnei stores 1 to rB; otherwise stores 0 to rB.
Usage:	cmpnei performs the != operation of the C programming language.
Exceptions:	None
Instruction Type:	1
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value

3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			A B IMM16															0x	18													

cmpnei

custom

custom instruction

Operation:	if c == 1
	then rC \leftarrow f _N (rA, rB, A, B, C)
	else $\emptyset \leftarrow f_N(rA, rB, A, B, C)$
Assembler Syntax:	custom N, xC, xA, xB
	Where xA means either general purpose register rA, or custom register cA.
Example:	custom 0, c6, r7, r8
Description:	The custom opcode provides access to up to 256 custom instructions allowed by the Nios II architecture. The function implemented by a custom instruction is user-defined and is specified with the Nios_II Processor parameter editor in Qsys and SOPC Builder. The 8-bit immediate N field specifies which custom instruction to use. Custom instructions can use up to two parameters, xA and xB, and can optionally write the result to a register xC.
Usage:	To access a custom register inside the custom instruction logic, clear the bit readra, readrb, or writerc that corresponds to the register field. In assembler syntax, the notation cN refers to register N in the custom register file and causes the assembler to clear the c bit of the opcode. For example, custom 0, c3, r5, r0 performs custom instruction 0, operating on general-purpose registers r5 and r0, and stores the result in custom register 3.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand A
	B = Register index of operand B
	c = Register index of operand C
	readra = 1 if instruction uses rA, 0 otherwise
	readrb = 1 if instruction uses rB, 0 otherwise
	writerc = 1 if instruction provides result for rC, 0 otherwise
	$\mathbb{N} = 8$ -bit number that selects instruction

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В					С			readra	readrb	readrc				ľ	1						0x	32		

8-47

divide

div	divide
Operation:	$rC \leftarrow rA \div rB$
Assembler Syntax:	div rC, rA, rB
Example:	div r6, r7, r8
Description:	Treating rA and rB as signed integers, this instruction divides rA by rB and then stores the integer portion of the resulting quotient to rC. After attempted division by zero, the value of rC is undefined. There is no divide-by-zero exception. After dividing -2147483648 by -1 , the value of rC is undefined (the number $+2147483648$ is not representable in 32 bits). There is no overflow exception.
	Nios II processors that do not implement the ${\tt div}$ instruction cause an unimplemented instruction exception.
Usage:	Remainder of Division:
	If the result of the division is defined, then the remainder can be computed in rD using the following instruction sequence:
	div rC, rA, rB # The original div operation
	mul rD, rC, rB
	sub rD, rA, rD # rD = remainder
Exceptions:	Division error
	Unimplemented instruction
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	c = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	A B									С					0x	25					0					0x	3a				

divu	divide unsigned
Operation:	$rC \leftarrow rA \div rB$
Assembler Syntax:	divu rC, rA, rB
Example:	divu r6, r7, r8
Description:	Treating rA and rB as unsigned integers, this instruction divides rA by rB and then stores the integer portion of the resulting quotient to rC. After attempted division by zero, the value of rC is undefined. There is no divide-by-zero exception.
	Nios II processors that do not implement the ${\tt divu}$ instruction cause an unimplemented instruction exception.
Usage:	Remainder of Division:
	If the result of the division is defined, then the remainder can be computed in rD using the following instruction sequence:
	divu rC, rA, rB # The original divu operation
	mul rD, rC, rB
	sub rD, rA, rD # rD = remainder
Exceptions:	Division error
	Unimplemented instruction
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	c = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	A B									С					0x	24					0					0x	3a				

8-49

divide unsigned

exception return

e address in
utines. Note at adjust the
l

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0x1d 0x1e									0					0x	01					0					0x	3a				

eret

flushd	flush data cache line
Operation:	Flushes the data cache line associated with address rA + σ (IMM16).
Assembler Syntax:	flushd IMM16(rA)
Example:	flushd -100(r6)
Description:	If the Nios II processor implements a direct mapped data cache, flushd writes the data cache line that is mapped to the specified address back to memory if the line is dirty, and then clears the data cache line. Unlike flushda, flushd writes the dirty data back to memory even when the addressed data is not currently in the cache. This process comprises the following steps:
	 Compute the effective address specified by the sum of rA and the signed 16-bit immediate value.
	 Identify the data cache line associated with the computed effective address. Each data cache effective address comprises a tag field and a line field. When identifying the data cache line, flushd ignores the tag field and only uses the line field to select the data cache line to clear.
	 Skip comparing the cache line tag with the effective address to determine if the addressed data is currently cached. Because flushd ignores the cache line tag, flushd flushes the cache line regardless of whether the specified data location is currently cached.
	If the data cache line is dirty, write the line back to memory. A cache line is dirty when one or more words of the cache line have been modified by the processor, but are not yet written to memory.
	 Clear the valid bit for the line.
	If the Nios II processor core does not have a data cache, the flushd instruction performs no operation.
Usage:	Use flushd to write dirty lines back to memory even if the addressed memory location is not in the cache, and then flush the cache line. By contrast, refer to "flushda flush data cache address" on page 8–52, "initd initialize data cache line" on page 8–55, and "initda initialize data cache address" on page 8–56 for other cache-clearing options.
	For more information on data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Exceptions:	None
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					0										IMN	116										0x	3b		

flushda	flush data cache address
Operation:	Flushes the data cache line currently caching address rA + σ (IMM16)
Assembler Syntax:	flushda IMM16(rA)
Example:	flushda -100(r6)
Description:	If the Nios II processor implements a direct mapped data cache, flushda writes the data cache line that is mapped to the specified address back to memory if the line is dirty, and then clears the data cache line. Unlike flushd, flushda writes the dirty data back to memory only when the addressed data is currently in the cache. This process comprises the following steps:
	 Compute the effective address specified by the sum of rA and the signed 16-bit immediate value.
	 Identify the data cache line associated with the computed effective address. Each data cache effective address comprises a tag field and a line field. When identifying the line, flushda uses both the tag field and the line field.
	 Compare the cache line tag with the effective address to determine if the addressed data is currently cached. If the tag fields do not match, the effective address is not currently cached, so the instruction does nothing.
	 If the data cache line is dirty and the tag fields match, write the dirty cache line back to memory. A cache line is dirty when one or more words of the cache line have been modified by the processor, but are not yet written to memory.
	 Clear the valid bit for the line.
	If the Nios II processor core does not have a data cache, the ${\tt flushda}$ instruction performs no operation.
Usage:	Use flushda to write dirty lines back to memory only if the addressed memory location is currently in the cache, and then flush the cache line. By contrast, refer to "flushd flush data cache line" on page 8–51, "initd initialize data cache line" on page 8–55, and "initda initialize data cache address" on page 8–56 for other cache-clearing options.
	For more information on the Nios II data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Exceptions:	Supervisor-only data address
	Fast TLB miss (data)
	Double TLB miss (data)
	MPU region violation (data)
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					0										IMN	416										0x	1b		

flushda

8–52

flushi

flush instruction cache line

Operation:	Flushes the instruction cache line associated with address rA.
Assembler Syntax:	flushi rA
Example:	flushi r6
Description:	Ignoring the tag, ${\tt flushi}$ identifies the instruction cache line associated with the byte address in rA, and invalidates that line.
	If the Nios II processor core does not have an instruction cache, the flushi instruction performs no operation.
	For more information about the data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					0					0					0x	0c					0					0x	3a		

flush pipeline

0x3a

flushp	flush pipeline
Operation:	Flushes the processor pipeline of any prefetched instructions.
Assembler Syntax:	flushp
Example:	flushp
Description:	Ensures that any instructions prefetched after the ${\tt flushp}$ instruction are removed from the pipeline.
Usage:	Use flushp before transferring control to newly updated instruction memory.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	None
31 30 29 28 27 26 2	<u>15</u> 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0x04

0

0

0

0

initd	initialize data cache line
Operation:	Initializes the data cache line associated with address rA + σ (IMM16).
Assembler Syntax:	initd IMM16(rA)
Example:	initd O(r6)
Description:	If the Nios II processor implements a direct mapped data cache, initd clears the data cache line without checking for (or writing) a dirty data cache line that is mapped to the specified address back to memory. Unlike initda, initd clears the cache line regardless of whether the addressed data is currently cached. This process comprises the following steps:
	 Compute the effective address specified by the sum of rA and the signed 16-bit immediate value.
	 Identify the data cache line associated with the computed effective address. Each data cache effective address comprises a tag field and a line field. When identifying the line, initd ignores the tag field and only uses the line field to select the data cache line to clear.
	 Skip comparing the cache line tag with the effective address to determine if the addressed data is currently cached. Because initd ignores the cache line tag, initd flushes the cache line regardless of whether the specified data location is currently cached.
	 Skip checking if the data cache line is dirty. Because initd skips the dirty cache line check, data that has been modified by the processor, but not yet written to memory is lost.
	 Clear the valid bit for the line.
	If the Nios II processor core does not have a data cache, the $initd$ instruction performs no operation.
Usage:	Use initd after processor reset and before accessing data memory to initialize the processor's data cache. Use initd with caution because it does not write back dirty data. By contrast, refer to "flushd flush data cache line" on page 8–51, "flushda flush data cache address" on page 8–52, and "initda initialize data cache address" on page 8–56 for other cache-clearing options. Altera recommends using initd only when the processor comes out of reset.
	For more information on data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Exceptions:	Supervisor-only instruction
Instruction Type:	1
Instruction Fields:	A = Register index of operand rA
	IMM16 = 16-bit signed immediate value

31	30	1	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			A					0										IMN	116										0x	33		

tializa data agaha lin

initda	initialize data cache address
Operation:	Initializes the data cache line currently caching address rA + σ (IMM16)
Assembler Syntax:	initda IMM16(rA)
Example:	initda -100(r6)
Description:	If the Nios II processor implements a direct mapped data cache, initda clears the data cache line without checking for (or writing) a dirty data cache line that is mapped to the specified address back to memory. Unlike initd, initda clears the cache line only when the addressed data is currently cached. This process comprises the following steps:
	 Compute the effective address specified by the sum of rA and the signed 16-bit immediate value.
	 Identify the data cache line associated with the computed effective address. Each data cache effective address comprises a tag field and a line field. When identifying the line, initda uses both the tag field and the line field.
	 Compare the cache line tag with the effective address to determine if the addressed data is currently cached. If the tag fields do not match, the effective address is not currently cached, so the instruction does nothing.
	 Skip checking if the data cache line is dirty. Because initd skips the dirty cache line check, data that has been modified by the processor, but not yet written to memory is lost.
	 Clear the valid bit for the line.
	If the Nios II processor core does not have a data cache, the initda instruction performs no operation.
Usage:	Use initda to skip writing dirty lines back to memory and to flush the cache line only if the addressed memory location is currently in the cache. By contrast, refer to "flushd flush data cache line" on page 8–51, "flushda flush data cache address" on page 8–52, and "initd initialize data cache line" on page 8–55 for other cache-clearing options. Use initda with caution because it does not write back dirty data.
	For more information on the Nios II data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Exceptions:	Supervisor-only data address
	Fast TLB miss (data)
	Double TLB miss (data)
	MPU region violation (data)
	Unimplemented instruction
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	IMM16 = 16-bit signed immediate value

3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			A					0										IM	416										0x	13		

8–56

initi

initialize instruction cache line

Operation:	Initializes the instruction cache line associated with address rA.
Assembler Syntax:	initi rA
Example:	initi r6
Description:	Ignoring the tag, $initi$ identifies the instruction cache line associated with the byte address in ra, and $initi$ invalidates that line.
	If the Nios II processor core does not have an instruction cache, the initi instruction performs no operation.
Usage:	This instruction is used to initialize the processor's instruction cache. Immediately after processor reset, use initi to invalidate each line of the instruction cache.
	For more information on instruction cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Exceptions:	Supervisor-only instruction
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	A 0								0					0x	29					0					0x	3a					

0x3a

0

computed jump

Operation:	$PC \leftarrow rA$
Assembler Syntax:	jmp rA
Example:	jmp r12
Description:	Transfers execution to the address contained in register rA.
Usage:	It is illegal to jump to the address contained in register r31. To return from subroutines called by call or callr, use ret instead of jmp.
Exceptions:	Misaligned destination address
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0x0d

jmp

0

А

0

jmpi

jump immediate

0x01

Operation: Assembler Syntax: Example:	PC ← (PC _{31.28} :IMM26×4) jmpi label jmpi write_char
Description:	Transfers execution to the instruction at address (PC $_{3128}$: IMM26 \times 4).
Usage:	jmpi is a low-overhead local jump. jmpi can transfer execution anywhere within the 256-MB range determined by $PC_{31.28}$. The Nios II GNU linker does not automatically handle cases in which the address is out of this range.
Exceptions:	None
Instruction Type: Instruction Fields:	J IMM26 = 26-bit unsigned immediate value
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

IMM26

load byte from memory or I/O peripheral

Operation:	$rB \leftarrow \sigma (Mem8[rA + \sigma (IMM16)])$
Assembler Syntax:	ldb rB, byte_offset(rA)
	ldbio rB, byte_offset(rA)
Example:	ldb r6, 100(r5)
Description:	Computes the effective byte address specified by the sum of rA and the instruction's signed 16-bit immediate value. Loads register rB with the desired memory byte, sign extending the 8-bit value to 32 bits. In Nios II processor cores with a data cache, this instruction may retrieve the desired data from the cache instead of from memory.
Usage:	Use the ldbio instruction for peripheral I/O. In processors with a data cache, ldbio bypasses the cache and is guaranteed to generate an Avalon-MM data transfer. In processors without a data cache, ldbio acts like ldb.
	For more information on data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Exceptions:	Supervisor-only data address
	Misaligned data address
	TLB permission violation (read)
	Fast TLB miss (data)
	Double TLB miss (data)
	MPU region violation (data)
Instruction Type:	
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В										IMN	416										0x	07		

Instruction format for ldb

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В				IMM16																0x	27			

Instruction format for ldbio

ldb / ldbio

ldbu / ldbuio	load unsigned byte from memory or I/O peripheral
Operation:	rB ← 0x000000 : Mem8[rA + σ (IMM16)]
Assembler Syntax:	ldbu rB, byte_offset(rA)
	ldbuio rB, byte_offset(rA)
Example:	ldbu r6, 100(r5)
Description:	Computes the effective byte address specified by the sum of rA and the instruction's signed 16-bit immediate value. Loads register rB with the desired memory byte, zero extending the 8-bit value to 32 bits.
Usage:	In processors with a data cache, this instruction may retrieve the desired data from the cache instead of from memory. Use the ldbuio instruction for peripheral I/O. In processors with a data cache, ldbuio bypasses the cache and is guaranteed to generate an Avalon-MM data transfer. In processors without a data cache, ldbuio acts like ldbu.
	For more information on data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Exceptions:	Supervisor-only data address
	Misaligned data address
	TLB permission violation (read)
	Fast TLB miss (data)
	Double TLB miss (data)
	MPU region violation (data)
Instruction Type:	Ι
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В										IMN	416										0x	03		

Instruction format for ldbu

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В				IMM16																0x	23			

Instruction format for ldbuio

ldh / Idhio	load halfword from memory or I/O peripheral
Operation:	$rB \leftarrow \sigma (Mem16[rA + \sigma (IMM16)])$
Assembler Syntax:	ldh rB, byte_offset(rA)
	ldhio rB, byte_offset(rA)
Example:	ldh r6, 100(r5)
Description:	Computes the effective byte address specified by the sum of rA and the instruction's signed 16-bit immediate value. Loads register rB with the memory halfword located at the effective byte address, sign extending the 16-bit value to 32 bits. The effective byte address must be halfword aligned. If the byte address is not a multiple of 2, the operation is undefined.
Usage:	In processors with a data cache, this instruction may retrieve the desired data from the cache instead of from memory. Use the ldhio instruction for peripheral I/O. In processors with a data cache, ldhio bypasses the cache and is guaranteed to generate an Avalon-MM data transfer. In processors without a data cache, ldhio acts like ldh.
	For more information on data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Exceptions:	Supervisor-only data address
	Misaligned data address
	TLB permission violation (read)
	Fast TLB miss (data)
	Double TLB miss (data)
	MPU region violation (data)
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В										IMN	116										0x	0f		

Instruction	format for	ldh
-------------	------------	-----

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В										IMN	416										0x	2f		

Instruction format for ldhio

ldhu / ldhuio	load unsigned halfword from memory or I/O peripheral
Operation:	$rB \leftarrow 0x0000$: Mem16[rA + σ (IMM16)]
Assembler Syntax:	ldhu rB, byte_offset(rA)
	ldhuio rB, byte_offset(rA)
Example:	ldhu r6, 100(r5)
Description:	Computes the effective byte address specified by the sum of rA and the instruction's signed 16-bit immediate value. Loads register rB with the memory halfword located at the effective byte address, zero extending the 16-bit value to 32 bits. The effective byte address must be halfword aligned. If the byte address is not a multiple of 2, the operation is undefined.
Usage:	In processors with a data cache, this instruction may retrieve the desired data from the cache instead of from memory. Use the ldhuio instruction for peripheral I/O. In processors with a data cache, ldhuio bypasses the cache and is guaranteed to generate an Avalon-MM data transfer. In processors without a data cache, ldhuio acts like ldhu.
	For more information on data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Exceptions:	Supervisor-only data address
	Misaligned data address
	TLB permission violation (read)
	Fast TLB miss (data)
	Double TLB miss (data)
	MPU region violation (data)
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В										IMN	416										0x	0b		

Instruction	format for	ldhu
-------------	------------	------

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В										IMN	416										0x	2b		

Instruction format for ldhuio

ldw / Idwio	load 32-bit word from memory or I/O peripheral
Operation:	$rB \leftarrow Mem32[rA + \sigma (IMM14)]$
Assembler Syntax:	ldw rB, byte_offset(rA)
	ldwio rB, byte_offset(rA)
Example:	ldw r6, 100(r5)
Description:	Computes the effective byte address specified by the sum of rA and the instruction's signed 16-bit immediate value. Loads register rB with the memory word located at the effective byte address. The effective byte address must be word aligned. If the byte address is not a multiple of 4, the operation is undefined.
Usage:	In processors with a data cache, this instruction may retrieve the desired data from the cache instead of from memory. Use the ldwio instruction for peripheral I/O. In processors with a data cache, ldwio bypasses the cache and memory. Use the ldwio instruction for peripheral I/O. In processors with a data cache, ldwio bypasses the cache and is guaranteed to generate an Avalon-MM data transfer. In processors without a data cache, ldwio acts like ldw.
	For more information on data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Exceptions:	Supervisor-only data address
	Misaligned data address
	TLB permission violation (read)
	Fast TLB miss (data)
	Double TLB miss (data)
	MPU region violation (data)
Instruction Type:	1
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В										IMN	416										0x	17		

Instruction format for ldw

31 30 29 28 27	26 25	5 24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
А		В										IM	416										0x	37		

Instruction format for ldwio

mov

move register to register

Operation:	$rC \leftarrow rA$
Assembler Syntax:	mov rC, rA
Example:	mov r6, r7
Description:	Moves the contents of rA to rC.
Pseudo-instruction:	mov is implemented as add rC, rA, r0.

of rB to 0x0000.

move immediate into high halfword

Usage:	The maximum allowed value of IMMED is 65535. The minimum allowed value is 0. To load a 32-bit constant into a register, first load the upper 16 bits using a movhi pseudo-instruction. The $hi()$ macro can be used to extract the upper 16 bits of a constant or a label. Then, load the lower 16 bits with an ori instruction. The $lo()$ macro can be used to extract the lower 16 bits of a constant or label as shown in the following code:
	movhi rB, %hi(value)
	ori rB, rB, %lo(value)
	An alternative method to load a 32-bit constant into a register uses the %hiadj() macro and the addi instruction as shown in the following code:
	movhi rB, %hiadj(value)

Writes the immediate value IMMED into the high halfword of rB, and clears the lower halfword

Pseudo-instruction: movhi is implemented as orhi rB, r0, IMMED.

addi rB, rB, %lo(value)

Description:

8-67

movi

move signed immediate into word

Operation: Assembler Syntax:	$rB \leftarrow \sigma (IMMED)$ movi rB, IMMED
Example:	movi r6, -30
Description:	Sign-extends the immediate value IMMED to 32 bits and writes it to rB.
Usage:	The maximum allowed value of IMMED is 32767. The minimum allowed value is -32768. To load a 32-bit constant into a register, refer to the movhi instruction.
Pseudo-instruction:	movi is implemented as addi rB, r0, IMMED.

move immediate address into word

			-
m	n		10
		v	10
	-	-	

Operation:	rB ← label
Assembler Syntax:	movia rB, label
Example:	movia r6, function_address
Description:	Writes the address of label to rB.
Pseudo-instruction:	movia is implemented as:
	orhi rB, r0, %hiadj(label)
	addi rB, rB, %lo(label)

movui

move unsigned immediate into word

Operation:	$rB \leftarrow (0x0000 : IMMED)$
Assembler Syntax:	movui rB, IMMED
Example:	movui r6, 100
Description:	Zero-extends the immediate value IMMED to 32 bits and writes it to rB.
Usage:	The maximum allowed value of IMMED is 65535. The minimum allowed value is 0. To load a 32-bit constant into a register, refer to the $movhi$ instruction.
Pseudo-instruction:	movui is implemented as ori rB, r0, IMMED.

multiply

mai		mancipiy
Operation:	$rC \leftarrow (rA \times rB)_{310}$	
Assembler Syntax:	mul rC, rA, rB	
Example:	mul r6, r7, r8	
Description:		ores the 32 low-order bits of the product to rC. The result is the are treated as signed or unsigned integers.
	Nios II processors that do no instruction exception.	ot implement the ${\tt mul}$ instruction cause an unimplemented
Usage:	Carry Detection (unsigned o	perands):
	Before or after the multiply of following instruction sequen	pperation, the carry out of the MSB of rC can be detected using the ce:
	mul rC, rA, rB	# The mul operation (optional)
	mulxuu rD, rA, rB	<pre># rD is nonzero if carry occurred</pre>
	cmpne rD, rD, rO	<pre># rD is 1 if carry occurred, 0 if not</pre>
		es a nonzero value into rD if the multiplication of unsigned unsigned overflow). If a 0/1 result is desired, follow the mulxuu
	Overflow Detection (signed o	operands):
	After the multiply operation,	overflow can be detected using the following instruction sequence:
	mul rC, rA, rB	# The original mul operation
	cmplt rD, rC, rO	
	mulxss rE, rA, rB	
	add rD, rD, rE	<pre># rD is nonzero if overflow</pre>
	cmpne rD, rD, rO	<pre># rD is 1 if overflow, 0 if not</pre>
		struction sequence writes a nonzero value into rD if the product in 32 bits (signed overflow). If a 0/1 result is desired, follow the e cmpne instruction.
Exceptions:	Unimplemented instruction	
Instruction Type:	R	
Instruction Fields:	A = Register index of operan	d rA
	в = Register index of operan	d rB
	C = Register index of operan	d rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
A							В				С						0x	27					0			0x3a					

mul

mu	
-	

multiply immediate

Operation:	$rB \leftarrow (rA \times \sigma(IMM16))_{31.0}$
Assembler Syntax:	muli rB, rA, IMM16
Example:	muli r6, r7, -100
Description:	Sign-extends the 16-bit immediate value IMM16 to 32 bits and multiplies it by the value of rA. Stores the 32 low-order bits of the product to rB. The result is independent of whether rA is treated as a signed or unsigned number.
	Nios II processors that do not implement the ${\tt muli}$ instruction cause an unimplemented instruction exception.
	Carry Detection and Overflow Detection:
	For a discussion of carry and overflow detection, refer to the ${\tt mul}$ instruction.
Exceptions:	Unimplemented instruction
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value
31 30 29 28 27 26 29	i 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
A B															IMN	116								0x24								

multiply extended signed/signed

Operation:	$rC \leftarrow ((signed) rA) \times ((signed) rB))_{6332}$
Assembler Syntax:	mulxss rC, rA, rB
Example:	mulxss r6, r7, r8
Description:	Treating rA and rB as signed integers, multiplies rA times rB, and stores the 32 high-order bits of the product to rC.
	Nios II processors that do not implement the $mulxss$ instruction cause an unimplemented instruction exception.
Usage:	Use mulxss and mul to compute the full 64-bit product of two 32-bit signed integers. Furthermore, mulxss can be used as part of the calculation of a 128-bit product of two 64-bit signed integers. Given two 64-bit integers, each contained in a pair of 32-bit registers, $(S1 : U1)$ and $(S2 : U2)$, their 128-bit product is $(U1 \times U2) + ((S1 \times U2) << 32) + ((U1 \times S2) << 32) + ((S1 \times S2) << 64)$. The mulxss and mul instructions are used to calculate the 64-bit product S1 \times S2.
Exceptions:	Unimplemented instruction
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	c = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
A							В				C						0x	lf					0			0x3a						

mulxss

8–72

multiply extended signed/unsigned

Operation:	$rC \leftarrow ((signed) rA) \times ((unsigned) rB))_{6332}$
Assembler Syntax:	mulxsu rC, rA, rB
Example:	mulxsu r6, r7, r8
Description:	Treating rA as a signed integer and rB as an unsigned integer, $mulxsu$ multiplies rA times rB, and stores the 32 high-order bits of the product to rC.
	Nios II processors that do not implement the ${\tt mulxsu}$ instruction cause an unimplemented instruction exception.
Usage:	<code>mulxsu</code> can be used as part of the calculation of a 128-bit product of two 64-bit signed integers. Given two 64-bit integers, each contained in a pair of 32-bit registers, $(S1 : U1)$ and $(S2 : U2)$, their 128-bit product is: $(U1 \times U2) + ((S1 \times U2) << 32) + ((U1 \times S2) << 32) + ((S1 \times S2) << 64)$. The <code>mulxsu</code> and <code>mul</code> instructions are used to calculate the two 64-bit products S1 \times U2 and U1 \times S2.
Exceptions:	Unimplemented instruction
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	c = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В					С					0x	:17					0					0x	3a		

mulxuu	multiply extended unsigned/unsigned
Operation:	rC \leftarrow ((unsigned) rA) \times ((unsigned) rB)) ₆₃₃₂
Assembler Syntax:	mulxuu rC, rA, rB
Example:	mulxuu r6, r7, r8
Description:	Treating rA and rB as unsigned integers, $mulxuu$ multiplies rA times rB and stores the 32 high-order bits of the product to rC.
	Nios II processors that do not implement the $mulxuu$ instruction cause an unimplemented instruction exception.
Usage:	Use mulxuu and mul to compute the 64-bit product of two 32-bit unsigned integers. Furthermore, mulxuu can be used as part of the calculation of a 128-bit product of two 64-bit signed integers. Given two 64-bit signed integers, each contained in a pair of 32-bit registers, $(S1 : U1)$ and $(S2 : U2)$, their 128-bit product is $(U1 \times U2) + ((S1 \times U2) << 32) + ((U1 \times S2) << 32) + ((S1 \times S2) << 64)$. The mulxuu and mul instructions are used to calculate the 64-bit product U1 \times U2.
	<code>mulxuu</code> also can be used as part of the calculation of a 128-bit product of two 64-bit unsigned integers. Given two 64-bit unsigned integers, each contained in a pair of 32-bit registers, (T1 : U1) and (T2 : U2), their 128-bit product is $(U1 \times U2) + ((U1 \times T2) \ll 32) + ((T1 \times U2) \ll 32) + ((T1 \times T2) \ll 64)$. The <code>mulxuu</code> and <code>mul</code> instructions are used to calculate the four 64-bit products U1 \times U2, U1 \times T2, T1 \times U2, and T1 \times T2.
Exceptions:	Unimplemented instruction
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	C = Register index of operand rC

multiply extended unsigned/unsigned

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В					С					0x	07					0					0x	3a		

nextpc

0

0

get address of following instruction

0

0x3a

	truc truc 30		• •		26	25			egis 22		nde 20	X 0 ⁻	f ope 18	<u> </u>	d rC 16		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Exc	cepti	ions	:				N	one																							
Usa	age:												ragm vay t					-			ulate	e the	e ado	dres	s of	its (data	seg	mer	nt.	
Exa	sem amp scrip	le:	2	itax:			n	ext ext tore	pc	rб	dres	ss c	of the	e nex	kt in:	stru	ctio	n to	regi	ster	rC.										
Op	erati	ion:					r() ←	PC	; + 4																					

0x1c

С

no operation

Operation:	None
Assembler Syntax:	nop
Example:	nop
Description:	nop does nothing.
Pseudo-instruction:	nop is implemented as add r0, r0, r0.

nop

nor

bitwise logical nor

Operation: Assembler Syntax: Example: Description:	$\label{eq:rC} \begin{array}{l} rC \leftarrow \ ~(rA \mid rB) \\ \texttt{nor rC, rA, rB} \\ \texttt{nor r6, r7, r8} \\ \hline \texttt{Calculates the bitwise logical NOR of rA and rB and stores the result in rC.} \end{array}$
Exceptions:	None
Instruction Type: Instruction Fields:	R A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В					С					0x	06					0					0x	3a		

bitwise logical or

Operation: Assembler Syntax: Example: Description:	$\label{eq:rC} \begin{array}{l} rC \leftarrow rA \mid rB \\ \text{or } rC, \ rA, \ rB \\ \text{or } r6, \ r7, \ r8 \\ \end{array}$ Calculates the bitwise logical OR of rA and rB and stores the result in rC.
Exceptions:	None
Instruction Type: Instruction Fields:	R A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC

3	30	0	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			A					В					С					0x	16					0					0x	3a		

or

8–78

orhi

bitwise logical or immediate into high halfword

Operation: Assembler Syntax: Example:	<pre>rB ← rA (IMM16:0x0000) orhi rB, rA, IMM16 orhi r6, r7, 100</pre>
Description:	Calculates the bitwise logical OR of rA and (IMM16 : 0x0000) and stores the result in rB.
Exceptions:	None
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В										IM	416										0x	34		

bitwise logical or immediate

Operation: Assembler Syntax: Example: Description:	$\label{eq:rB} \begin{array}{l} rA \mid (0x0000:IMM16) \\ \texttt{ori rB, rA, IMM16} \\ \texttt{ori r6, r7, 100} \\ \texttt{Calculates the bitwise logical OR of rA and (0x0000:IMM16) and stores the result in rB.} \end{array}$
Exceptions:	None
Instruction Type: Instruction Fields:	I A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit unsigned immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В										IMN	416										0x	14		

ori

rdctl

read from control register

Operation:	$rC \leftarrow ctIN$
Assembler Syntax:	rdctl rC, ctlN
Example:	rdctl r3, ctl31
Description:	Reads the value contained in control register ctIN and writes it to register rC.
Exceptions:	Supervisor-only instruction
Instruction Type: Instruction Fields:	R c = Register index of operand rC N = Control register index of operand ctIN

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		0					0					С					0x	26					Ν					0x	3a		

rdprs	read from previous register set
Operation:	$rB \leftarrow prs.rA + \sigma (IMM16)$
Assembler Syntax:	rdprs rB, rA, IMM16
Example:	rdprs r6, r7, 0
Description:	Sign-extends the 16-bit immediate value IMM16 to 32 bits, and adds it to the value of rA from the previous register set. Places the result in rB in the current register set.
Usage:	The previous register set is specified by status.PRS. By default, status.PRS indicates the register set in use before an exception, such as an external interrupt, caused a register set change.
	To read from an arbitrary register set, software can insert the desired register set number in status.PRS prior to executing rdprs.
	If shadow register sets are not implemented on the Nios II core, rdprs is an illegal instruction.
Exceptions:	Supervisor-only instruction
	Illegal instruction
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В										IMN	416										0x	38		

8-82

ret

return from subroutine

Operation:	PC ← ra
Assembler Syntax:	ret
Example:	ret
Description:	Transfers execution to the address in ra.
Usage:	Any subroutine called by call or callr must use ret to return.
Exceptions:	Misaligned destination address
Instruction Type:	R
Instruction Fields:	None

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	()xlf	-				0					0					0x	05					0					0x	3a		

rotate left

Operation: Assembler Syntax: Example: Description:	$rC \leftarrow rA$ rotated left $rB_{4.0}$ bit positions rol rC, rA, rB rol r6, r7, r8 Rotates rA left by the number of bits specified in $rB_{4.0}$ and stores the result in rC. The bits that shift out of the register rotate into the least-significant bit positions. Bits 31–5 of rB are ignored.
Exceptions:	None
Instruction Type: Instruction Fields:	R A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В					С					0x	03					0					0x	3a		

rol

roli

Operation:	$rC \leftarrow rA$ rotated left IMM5 bit positions
Assembler Syntax:	roli rC, rA, IMM5
Example:	roli r6, r7, 3
Description:	Rotates rA left by the number of bits specified in IMM5 and stores the result in rC. The bits that shift out of the register rotate into the least-significant bit positions.
Usage:	In addition to the rotate-left operation, roli can be used to implement a rotate-right operation. Rotating left by $(32 - IMM5)$ bits is the equivalent of rotating right by IMM5 bits.
Exceptions:	None
Exceptions: Instruction Type:	None
Instruction Type:	R
Instruction Type:	R A = Register index of operand rA

31	3	10	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			A					0					С					0x	02					IMM	5				0x	3a		

rotate right

Operation:	$rC \leftarrow rA$ rotated right rB_{40} bit positions
Assembler Syntax:	ror rC, rA, rB
Example:	ror r6, r7, r8
Description:	Rotates rA right by the number of bits specified in $rB_{4.0}$ and stores the result in rC. The bits that shift out of the register rotate into the most-significant bit positions. Bits 31– 5 of rB are ignored.
Exceptions:	None
Exceptions: Instruction Type:	None
Instruction Type:	R
Instruction Type:	R A = Register index of operand rA

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В					С					0x	0b					0					0x	3a		

ror

sll

shift left logical

Operation:	$rC \leftarrow rA \ll (rB_{40})$
Assembler Syntax:	sll rC, rA, rB
Example:	sll r6, r7, r8
Description:	Shifts rA left by the number of bits specified in rB_{40} (inserting zeroes), and then stores the result in rC. sll performs the << operation of the C programming language.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	c = Register index of operand rC

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			А					В					С					0x	13					0					0x	:3a		

shift left logical immediate

Operation:	$rC \leftarrow rA \ll IMM5$
Assembler Syntax:	slli rC, rA, IMM5
Example:	slli r6, r7, 3
Description:	Shifts rA left by the number of bits specified in IMM5 (inserting zeroes), and then stores the result in rC.
Usage:	slli performs the << operation of the C programming language.
Exceptions:	None
Exceptions: Instruction Type:	None
Instruction Type:	R
Instruction Type:	R A = Register index of operand rA

31	30)	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			A					0					С					0x	12				-	IMM	5				0x	3a		

slli

sra

shift right arithmetic

Operation: Assembler Syntax: Example: Description:	$\label{eq:rC} rC \leftarrow (signed) \ rA >> ((unsigned) \ rB_{40})$ sra rC, rA, rB sra r6, r7, r8 Shifts rA right by the number of bits specified in rB_{40} (duplicating the sign bit), and then stores the result in rC. Bits 31–5 are ignored.
Usage:	sra performs the signed >> operation of the C programming language.
Exceptions:	None
Instruction Type: Instruction Fields:	R A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC

3	I ;	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			A					В					С					0x	3b					0					0x	:3a		

shift right arithmetic immediate

Operation: Assembler Syntax: Example: Description:	$\label{eq:rC} \mbox{${\rm c$}$} (\mbox{${\rm c$}$} ($$
Usage:	${\tt srai}$ performs the signed >> operation of the C programming language.
Exceptions:	None
Instruction Type: Instruction Fields:	R A = Register index of operand rA C = Register index of operand rC IMM5 = 5-bit unsigned immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					0					С					0x	3a					IMM	5				0x	:3a		

srai

srl

shift right logical

Operation: Assembler Syntax: Example: Description:	$\label{eq:rC} rC \leftarrow (unsigned) \ rA >> ((unsigned) \ rB_{40})$ srl rC, rA, rB srl r6, r7, r8 Shifts rA right by the number of bits specified in rB_{40} (inserting zeroes), and then stores the result in rC. Bits 31–5 are ignored.
Usage:	${\tt srl}$ performs the unsigned >> operation of the C programming language.
Exceptions:	None
Instruction Type: Instruction Fields:	R A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC

3	I ;	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			A					В					С					0x	1b					0					0x	:3a		

shift right logical immediate

Operation: Assembler Syntax: Example: Description:	$\label{eq:rC} \begin{tabular}{lllllllllllllllllllllllllllllllllll$
Usage:	${\tt srli}$ performs the unsigned >> operation of the C programming language.
Exceptions:	None
Instruction Type: Instruction Fields:	R A = Register index of operand rA C = Register index of operand rC IMM5 = 5-bit unsigned immediate value

31	30	29)	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A						0					С					0x	.та				-	IMM	5				0x	.sa		

srli

stb / stbio

Operation:	$Mem8[rA + \sigma (IMM16)] \leftarrow rB_{7.0}$
Assembler Syntax:	<pre>stb rB, byte_offset(rA)</pre>
	<pre>stbio rB, byte_offset(rA)</pre>
Example:	stb r6, 100(r5)
Description:	Computes the effective byte address specified by the sum of rA and the instruction's signed 16-bit immediate value. Stores the low byte of rB to the memory byte specified by the effective address.
Usage:	In processors with a data cache, this instruction may not generate an Avalon-MM bus cycle to noncache data memory immediately. Use the stbio instruction for peripheral I/O. In processors with a data cache, stbio bypasses the cache and is guaranteed to generate an Avalon-MM data transfer. In processors without a data cache, stbio acts like stb.
Exceptions:	Supervisor-only data address
	Misaligned data address
	TLB permission violation (write)
	Fast TLB miss (data)
	Double TLB miss (data)
	MPU region violation (data)
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В										IMN	416										0x	05		

Instruction format for stb

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В										IMN	116										0x	25		

Instruction format for stbio

store byte to memory or I/O peripheral

store halfword to memory or I/O peripheral

Operation:	$Mem16[rA + \sigma (IMM16)] \leftarrow rB_{150}$
Assembler Syntax:	<pre>sth rB, byte_offset(rA)</pre>
	sthio rB, byte_offset(rA)
Example:	sth r6, 100(r5)
Description:	Computes the effective byte address specified by the sum of rA and the instruction's signed 16-bit immediate value. Stores the low halfword of rB to the memory location specified by the effective byte address. The effective byte address must be halfword aligned. If the byte address is not a multiple of 2, the operation is undefined.
Usage:	In processors with a data cache, this instruction may not generate an Avalon-MM data transfer immediately. Use the sthio instruction for peripheral I/O. In processors with a data cache, sthio bypasses the cache and is guaranteed to generate an Avalon-MM data transfer. In processors without a data cache, sthio acts like sth.
Exceptions:	Supervisor-only data address
	Misaligned data address
	TLB permission violation (write)
	Fast TLB miss (data)
	Double TLB miss (data)
	MPU region violation (data)
Instruction Type:	
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В										IMN	416										0x	0d		

Instruction format for ${\tt sth}$

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В										IMN	416										0x	2d		

Instruction format for sthio

sth / sthio

stw / stwio

store word to memory or I/O peripheral

•	
Operation:	$Mem32[rA + \sigma (IMM16)] \leftarrow rB$
Assembler Syntax:	<pre>stw rB, byte_offset(rA)</pre>
	stwio rB, byte_offset(rA)
Example:	stw r6, 100(r5)
Description:	Computes the effective byte address specified by the sum of rA and the instruction's signed 16-bit immediate value. Stores rB to the memory location specified by the effective byte address. The effective byte address must be word aligned. If the byte address is not a multiple of 4, the operation is undefined.
Usage:	In processors with a data cache, this instruction may not generate an Avalon-MM data transfer immediately. Use the stwio instruction for peripheral I/O. In processors with a data cache, stwio bypasses the cache and is guaranteed to generate an Avalon-MM bus cycle. In processors without a data cache, stwio acts like stw.
Exceptions:	Supervisor-only data address
	Misaligned data address
	TLB permission violation (write)
	Fast TLB miss (data)
	Double TLB miss (data)
	MPU region violation (data)
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В										IMN	416										0x	:15		

Instruction format for stw

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	A B												IMN	116								0x35									

Instruction format for stwio

tract

sub	subtrac
Operation:	$rC \leftarrow rA - rB$
Assembler Syntax:	sub rC, rA, rB
Example:	sub r6, r7, r8
Description:	Subtract rB from rA and store the result in rC.
Usage:	Carry Detection (unsigned operands):
	The carry bit indicates an unsigned overflow. Before or after a sub operation, a carry out of the MSB can be detected by checking whether the first operand is less than the second operand. The carry bit can be written to a register, or a conditional branch can be taken based on the carry condition. Both cases are shown in the following code:
	sub rC, rA, rB # The original sub operation (optional)
	cmpltu rD, rA, rB
	sub rC, rA, rB
	bltu rA, rB, label # Branch if carry generated
	Overflow Detection (signed operands): Detect overflow of signed subtraction by comparing the sign of the difference that is written to rC with the signs of the operands. If rA and rB have different signs, and the sign of rC is different than the sign of rA, an overflow occurred. The overflow condition can control a conditional branch, as shown in the following code:
	sub rC, rA, rB # The original sub operation
	xor rD, rA, rB
	xor rE, rA, rC
	and rD, rD, rE # Combine comparisons
	blt rD, r0, label # Branch if overflow occurred
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	c = Register index of operand rC
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

В

С

0x39

0

A

0x3a

subi

subtract immediate

Operation: Assembler Syntax:	$rB \leftarrow rA - \sigma$ (IMMED) subi rB, rA, IMMED
Example:	subi r8, r8, 4
Description:	Sign-extends the immediate value IMMED to 32 bits, subtracts it from the value of rA and then stores the result in rB.
Usage:	The maximum allowed value of IMMED is 32768. The minimum allowed value is –32767.
Pseudo-instruction:	subi is implemented as addi rB, rA, -IMMED

memory synchronization

Operation: Assembler Syntax: Example:	None sync sync
Description:	Forces all pending memory accesses to complete before allowing execution of subsequent instructions. In processor cores that support in-order memory accesses only, this instruction performs no operation.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	None

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		0			0							0			0x36							0			0x3a						

8–98

trap

-	-
Operation:	$estatus \leftarrow status$
	$PIE \leftarrow 0$
	$U \leftarrow 0$
	$ea \leftarrow PC + 4$
	$PC \leftarrow$ exception handler address
Assembler Syntax:	trap
	trap imm5
Example:	trap
Description:	Saves the address of the next instruction in register ea, saves the contents of the status register in estatus, disables interrupts, and transfers execution to the exception handler. The address of the exception handler is specified with the Nios_II Processor parameter editor in Qsys and SOPC Builder.
	The 5-bit immediate field $imm5$ is ignored by the processor, but it can be used by the debugger.
	trap with no argument is the same as trap 0.
Usage:	To return from the exception handler, execute an eret instruction.
Exceptions:	Тгар
Instruction Type:	R
Instruction Fields:	IMM5 = Type of breakpoint

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		0					0				()x1c	1				0x	2d				-	EMMS	5				0x	:3a		

8–99

write to control register

wrctl

Operation: Assembler Syntax: Example: Description:	$\begin{array}{llllllllllllllllllllllllllllllllllll$
Exceptions:	Supervisor-only instruction
Instruction Type: Instruction Fields:	R A = Register index of operand rA N = Control register index of operand ctIN

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					0					0					0x	2e					Ν					0x	3a		

wrprs

write to previous register set

Operation:	$prs.rC \leftarrow rA$
Assembler Syntax:	wrprs rC, rA
Example:	wrprs r6, r7
Description:	Copies the value of rA in the current register set to rC in the previous register set. This instruction can set r0 to 0 in a shadow register set.
Usage:	The previous register set is specified by status.PRS. By default, status.PRS indicates the register set in use before an exception, such as an external interrupt, caused a register set change.
	To write to an arbitrary register set, software can insert the desired register set number in status.PRS prior to executing wrprs.
	System software must use $\tt wrprs$ to initialize <code>r0</code> to 0 in each shadow register set before using that register set.
	If shadow register sets are not implemented on the Nios II core, wrprs is an illegal instruction.
Exceptions:	Supervisor-only instruction
	Illegal instruction
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	C = Register index of operand rC

;	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	A				0					C					0x14						0					0x3a						

bitwise logical exclusive or

Operation: Assembler Syntax: Example: Description:	$\label{eq:rC} \begin{split} rC \leftarrow rA \wedge rB \\ \text{xor rC, rA, rB} \\ \text{xor r6, r7, r8} \\ \end{split}$ Calculates the bitwise logical exclusive-or of rA and rB and stores the result in rC.
Exceptions:	None
Instruction Type: Instruction Fields:	R A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		A					В					С					0x	1e					0					0x	3a		

8-102

xorhi	bitwise logical exclusive or immediate into high halfword
Operation:	rB ← rA ^ (IMM16 : 0x0000)
Assembler Syntax:	xorhi rB, rA, IMM16
Example:	xorhi r6, r7, 100
Description:	Calculates the bitwise logical exclusive XOR of rA and (IMM16 : $0x0000$) and stores the result in rB.
Exceptions:	None
Instruction Type:	1
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit unsigned immediate value

31	30) :	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			A					В										IM	416										0x	3c		

bitwise logical exclusive or immediate into high halfword

8-103

xori

bitwise logical exclusive or immediate

Operation: Assembler Syntax:	rB ← rA ^ (0x0000:IMM16) xori rB, rA, IMM16
Example:	xori r6, r7, 100
Description:	Calculates the bitwise logical exclusive OR of rA and (0x0000 : IMM16) and stores the result in rB.
Exceptions:	None
Instruction Type: Instruction Fields:	I A = Register index of operand rA B = Register index of operand rB
	IMM16 = 16-bit unsigned immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	А						В					IMM16														0x1c					

Document Revision History

Table 8–6 lists the revision history for this document.

Table 8–6. Document Revision History (Part 1 of 2)

Date	Version	Changes
May 2011	11.0.0	Maintenance release.
December 2010	10.1.0	Corrected comments delimiter (#) in instruction usage.
July 2010	10.0.0	Corrected typographical error in cmpgei instruction type.
November 2009	9.1.0	Added shadow register sets and external interrupt controller support, including rdprs and wrprs instructions.
March 2009	9.0.0	Backwards-compatible change to the eret instruction B field encoding.
November 2008	8.1.0	Maintenance release.
May 2009	8.0.0	 Added MMU.
May 2008	0.0.0	 Added an Exceptions section to all instructions.
October 2007	7.2.0	Added jmpi instruction.
May 2007	7.1.0	 Added table of contents to Introduction section.
Way 2007	7.1.0	 Added Referenced Documents section.
March 2007	7.0.0	Maintenance release.
November 2006	6.1.0	Maintenance release.
May 2006	6.0.0	Maintenance release.
October 2005	5.1.0	 Correction to the blt instruction.
	5.1.0	 Added U bit operation for break and trap instructions.

Table 8–6. Document Revision History (Part 2 of 2)

Date	Version	Changes
		 Added new flushda instruction.
July 2005	5.0.1	 Updated flushd instruction.
		 Instruction Opcode table updated with flushda instruction.
May 2005	5.0.0	Maintenance release.
December 2004	1.2	break instruction update.
December 2004	1.2	 srli instruction correction.
September 2004	1.1	Updates for Nios II 1.01 release.
May 2004	1.0	Initial release.